# AD-A248 448

#### 1ENTATION PAGE

Form Approved OMB No. 0704-0188

Estimated to average 1 hour per response, including the time for reviewing instructions, searching existing diand reviewing the collection of information. Send comments regarding this burden estimate or any other a this burden. To Washington Headquarters Services, Directorate for Information Operations and Reports, 12 the Office of Management and Budget, Paperwork Reduction Project (0704-0188). Washington, DC 20503

II. AGENCT USE UNLY (Leave blank)	Z. REPORT DATE	3. REPORT TYPE AND DATES COVERED		
	1/ 30 / 92	Final Repor	t 12/1/88-11/30/91	
4. TITLE AND SUBTITLE Study of Ultra Shorwith InP Substrates	t HFET Devices		5. FUNDING NUMBERS DAALO3-89-K-0006	
6. AUTHOR(S) L.F. Eastman, H. Pa	rk, W. Haydl			
7. PERFORMING ORGANIZATION NAME Cornell University School of Electrica Phillips Hall Ithaca, New York 14	l Engineering		B. PERFORMING ORGANIZATION REPORT NUMBER 26151-EL  DTIC	
9. SPONSORING/MONITORING AGENCY U. S. Army Research Offi P. O. Box 12211 Research Triangle Park,	lce		APR1 3 1992	
11. SUPPLEMENTARY NOTES				

The view, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other documentation.

12a. DISTRIBUTION / AVAILABILITY STATEMENT

126. DISTRIBUTION CODE

Approved for public release; distribution unlimited.

13. ABSTRACT (Maximum 200 words)
This research covered modulation-doped field effect transistors (MODFET's) of AllnAs/GalnAs/AllnAs/InP grown by molecular beam epitaxy (MBE). These are the highest frequency transistors yet made, but generally suffer from problems.

The problem studied is that of obtaining well-behaved current vs voltage characteristics for these transistors, including reducing the anomalous "kink effect", and increasing breakdown voltage.

The most important results are the near-elimination of the "kink effect" by using reduced arsenic flux in the MBE growth, and sharply (~100:1) reduction of the gate breakdown current by using a barrier-enhancement acceptor doping plane under the gate. Near pinch-off, the drain-source voltage at breakdown was doubled. Additionally, the optimization of the fabrication technology of the mushroom (or T) shaped gates was completed for these devices, and integrated circuits for millimeter amplifiers and oscillators were designed and fabricated.

14. SUBJECT TERMS  Kink Effect; T-Gate; Planar Isolation;  Barrier Enhancement				15. NUMBER OF PAGES 25
				16. PRICE CODE
17.	SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT
	UNCLASSIFIED	UNCLASSIFIED	UNCLASSIFIED	UL

NSN 7540-01-280-5500

Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std 239-18

# Study of Ultra Short HFET Devices with InP Substrates

**Final Report** 

Lester F. Eastman, H. Park, W. Haydl

1 December 1988 - 30 November 1991

U.S. Army Research Office

DAAL03-89-K-0006

**Cornell University** 

Approved for public release; Distribution Unlimited

92-09286

. [	Accesio	n For	1
	NTIS DTIC Uname Justific	TAB bunced	0 0 <b>4</b>
	By Dist:ibi	:tion/	
	Availability Locks		
	Dist	Avait a Speci	
STED )	A-1		

THE VIEW, OPINIONS, AND/OR FINDINGS CONTAINED IN THIS REPORT ARE THOSE OF THE AUTHOR(S) AND SHOULD NOT BE CONSTRUED AS AN OFFICIAL DEPARTMENT OF THE ARMY POSITION, POLICY, OR DECISION, UNLESS SO DESIGNATED BY OTHER DOCUMENTATION.

# TABLE OF CONTENTS

		Page
Intr	roduction	1
A.	Kink Effect	1
B.	Current Enhancement	4
C.	T-Gate Technology	4
D.	Gate Leakage Current	6
	a. Planar Isolation	6
	b. Barrier-enhancement Layer	6
E.	Circuit Applications	11
	a. Simulations	11
	b. Circuit Design and Process Development	13
Pul	blications and Presents reported on Contract	19
Ad	vanced Degrees	22
Sci	entific Personnel	22

# Study of Ultra Short HFET Devices with InP

#### Introduction

Efforts have been geared toward improving the performance of short-gate SubstratesAlInAs/GaInAs MODFETs on InP substrates. The issues addressed and studied in this project include kink effect, current enhancement, breakdown problem, T-gate technology, and circuit applications.

#### A. Kink Effect

Kink effect refers to the drain current anomaly observed in the I-V characteristics of MODFETs and MESFETs that include AlInAs layers. Fig.1 shows an example of this effect. Kink effect was found to be a low-frequency phenomenon, vanishing at frequencies higher than a few megahertz(MHz). This finding, together with the observed current collapse and light sensitivity at 77 K, has led to the conclusion that the kink effect results from the presence of deep-level electron traps in the AlInAs which ionize under the high fields present in MODFETs or MESFETs under bias. Although small-signal microwave characteristics do not degrade due to the kink effect, large-signal and noise performance will be significantly affected.

It was found that if AlInAs layers are grown with the AlInAs V:III flux ratio of 5:1, instead of the standard 15:1, the kink effect is virtually eliminated. Fig.2 shows the I-V characteristics of a MODFET grown with the low As flux ratio of 5:1. This removal of the kink effect is believed to be the result of reduced unintentional impurity incorporation and redistribution during the low-As-flux growth of AlInAs.




Fig. 1. Current-voltage characteristics of an AllnAs/GalnAs MODFET.




Fig. 2. Current-voltage characteristics of an AllnAs/GalnAs MODFET grown with low As flux.

#### **B.** Current Enhancement

Higher electron mobility and sheet density are expected in the strained Al<sub>0.48</sub>In<sub>0.52</sub>As/Ga<sub>1-x</sub>In<sub>x</sub>As (x≥0.53) MODFET structures due to the higher conduction band discontinuity and improved electron confinement. Pseudomorphic MODFETs with 6% excess indium (x=0.59) in the channel were grown and fabricated. These devices exhibit drain current in excess of 1.1 A/mm. When extra doping layer was introduced under the channel (double-doping), drain current as large as 1.8 A/mm was demonstrated.

# C. T-gate Technology

The gate-length (foot-print) must be very short (less than ~0.25  $\mu$ m) to reduce the electron transit time in order to achieve high performance at high frequency. However, the cross-section also becomes smaller, thereby increasing the gate resistance. This gate resistance significantly degrades the maximum available gain (MAG) at high frequency, and reduces the maximum frequency of oscillation ( $f_{max}$ ). To circumvent this problem, the T-gate technology has been developed. Cambridge EBMF 10.5 has been used to produce gates with foot-print of 0.15  $\mu$ m to 0.3  $\mu$ m. The upper portion of these gates are ~0.5  $\mu$ m wide, reducing the gate resistance from ~1500  $\Omega$ /mm (conventional triangular gate) to 300  $\Omega$ /mm or less. Fig. 3 shows an example of such T-gates.




Fig. 3. T-gate with  $0.15 \mu m$  footprint.

#### D. Gate Leakage Current

Gate leakage current due to the low Schottky barrier heights is a major problem of AllnAs/GalnAs MODFETs that leads to low breakdown voltage. Several means of reducing the leakage current have been investigated.

#### a. Planar Isolation

If device isolation is achieved by conventional mesa etching, gate lines come in contact with the two-dimensional electron-gas (2DEG). Since the Schottky barrier height for metal on GaInAs is very low ( $\sim$ 0.25 eV), this contact could lead to leakage current. To eliminate this possibility, ion-bombardment damaging was employed for electrical isolation between devices. Boron bombardment with a dose from  $7 \times 10^{12}$  to  $1 \times 10^{13}$  cm<sup>-2</sup>, and energy from 35 to 40 KeV yielded good device isolation. Later, Ar bombardment with a dose of  $5 \times 10^{12}$  cm<sup>-2</sup> and energy of 80 KeV was found to be equally effective.

#### b. Barrier-enhancement Layer

To reduce the gate leakage current, especially at and beyond the cutoff bias conditions, an acceptor plane was suggested just under the gate region, but above a donor plane, to create a dipole of opposite sheet charges. The donor plane is used to supply electrons to form the 2DEG in the channel. The acceptor plane is used to enhance the effective Schottky barrier height. With a proper design, barrier height can be enhanced without seriously affecting the 2DEG density. Fig. 4 shows the potential profile of the conduction band in the channel region with such an atomic planar-doped dipole with equal donor and acceptor ion sheet densities. The top cap is




Fig. 4. Conduction band potential profile of barrier-enhanced MODFET structure along channel.

required to have enough donors to be depleted from underneath, in order to terminate the electric fields on the top side of the acceptor plane as shown. This profile is drawn to scale for a design allowing 2.25x10<sup>12</sup> cm<sup>-2</sup> in the 2DEG. The 2DEG density can be varied by changing the doping density of the donor plane. Fig. 5 shows the conduction band profile under the gate at cutoff gate bias of -1.5 V for the structure shown in Fig. 4. As can be seen, there is an additional 50 Å of constant-height barrier (~0.52 V) between the gate metal and the potential region descending sharply, compared to the conventional, non-barrier-enhancing design. Simple quantum-mechanical calculations predict four orders if nagbutyde (10-4) reduction in tunneling current from the electrons at the Fermi level in the gate metal. Therefore, this could be a powerful method of reducing the gate leakage current at and above the channel cutoff conditions where tunneling is the dominant breakdown mechanism. Experiments revealed, however, that atomic planar-doping of the acceptor may not be optimal due to the fast diffusion of the Be. Therefore, thin, uniformly-doped Be layer was used instead to accomplish the same result.

To demonstrate the effectiveness of this concept, Schottky diodes were first fabricated on AlInAs layers which incorporated 100 Å of p<sup>+</sup> barrier-enhancement layers doped with Be to  $6x10^{18}$  cm<sup>-3</sup>. These diodes showed 0.4 V increase in forward-bias turn-on voltage, and 50 to 100 times reduction in reverse-bias leakage current compared to diodes without the p<sup>+</sup> layers. Fig. 6 shows these results.

MODFETs with 0.3 μm gate were fabricated on AlInAs/GaInAs layers incorporation 60 Å of p<sup>+</sup> barrier-enhancement layer doped with Be to 1x10<sup>19</sup> cm<sup>-3</sup>. Typical 50 μm-wide MODFETs exhibited f<sub>T</sub> of 70 GHz, f<sub>max</sub> of 130 GHz, peak g<sub>m</sub> of 450 mS/mm, g<sub>o</sub> at peak g<sub>m</sub> of 25 mS/mm, g<sub>m</sub>/g<sub>o</sub>




Fig. 5. Potential profile of barrier-enhanced MODFET structure under gate at cutoff.




Fig.6. Effect of barrier-enhancement layers on diode leakage current.

ratio of 18, maximum current of 700 m//mm, and drain-source breakdown voltage in excess of 7 V near pinchoff (gate-bias of -2 V). The I-V characteristic of this device is shown in Fig. 7. These results demonstrate the potential of barrier-enhanced AllnAs/GalnAs MODFETs in microwave power applications.

## E. Circuit Applications

Short-gate AllnAs/GaInAs MODFETs lattice-matched on InP, together with planar Schottky-barrier mixer diodes, are being developed for millimeter-wave, low-noise receiver applications. Amplifiers and oscillators in the 20-60 GHz range will serve as test vehicles. Electron-beam lithography will be used throughout the process to accommodate the frequent modification of the design during the initial development phase.

#### a. Simulations

Simulations have been performed to determine the optimum material structure, using a Poisson's equation solver. Circuit simulations have been performed with the Touch Stone program to predict the power gain of the amplifiers in the frequency range up to 300 GHz. The predicted upper limit to the practically achievable gain is about 15 dB at 100 GHz, and 12 dB at 200 GHz, with 0.1  $\mu$ m gates. Simulations also predict that, below about 100 GHz, only transconductance  $g_m$ , gate-source capacitance  $C_{gs}$ , gate-drain capacitance  $C_{gd}$ , and source resistance  $R_s$  affect the gain, while above 100 GHz, gate resistance  $R_g$ , output conductance  $g_{ds}$ , and drain resistance  $R_d$  also play important roles.




Fig. 7. Current-voltage characteristics of an AlInAs/GaInAs MODFET with barrier-enhancement layers.

### b. Circuit Design and Process Development

A test chip containing both T-type and  $\pi$ -type MODFETs (Figs. 8 and 9), planar mixer diodes (Fig. 10), oscillators (Fig. 11), and amplifiers (Fig. 12), has been designed for the 20-60 GHz range.

Low-resistance T-gates with footprint between  $0.15\text{-}0.3~\mu m$  have been developed as mentioned previously.

An air-bridge technology which is realized entirely by electron-beam lithography has been developed to facilitate the initial development phase of integrated circuits.




Fig.8. Detail of 2 x 25  $\mu m$  T-MODFET.




Fig. 9. Detail of 2 x 50  $\mu m$   $\pi$ -MODFET.




Fig. 10. Detail of 10 μm mixer diode.




Fig. 11. Coplanar 60 GHz amplifier.




Fig. 12. Coplanar 60 GHz Ocillator.

# Publications and Presentations reported on Army Contract DAAL03-89-K-0006

"I/V Anomality and Device Performance of Submicrometre-Gate Ga<sub>0.47</sub>In<sub>0.53</sub>As/Al<sub>0.48</sub>In<sub>0.52</sub>As HEMT", J.B. Kuang, P.J. Tasker, Y.K. Chen, G.W. Wang, L.F. Eastman, O.A. Aina, H. Hier, and A. Fathimulla, Electronics Letters **24** (25) 1571-1572 (Dec. 8, 1988).

"Kink Effect in Submicrometer-Gate MBE-Grown InAlAs/InGaAs/InAlAs Heterojunction MESFET's", J.B. Kuang, P.J. Tasker, G.W. Wang, Y.K. Chen, L.F. Eastman, O.A. Aina, H. Hier, and A. Fathimulla, IEEE Electron Device Lett., 9 (12) 630-632 (Dec. 1988).

"Submicron-Gate In0.52Al0.48As/In0.53Ga0.47As/In0.52Al10.48As Heterojunction Metal-Semiconductor Field-Effect Transistors Grown by Molecular Beam Epitaxy", J.B. Kuang, P.J. Tasker, Y.K. Chen, G.W. Wang, L.F. Eastman, O.A. Aina, H. Ilier, and A. Fathimulla, Appl. Phys. Lett. 54 (12) 1136-1138 (Mar. 20, 1989).

"DC and rf Measurements of the Output Conductance in 0.2 mm Gate Length AlInAs/GaInAs/InP MODFETs", L.F. Palmateer, P.J., Tasker, W.J. Schaff, L.D. Nguyen, and L.F. Eastman, Appl. Phys. Lett., 54 2139-2141, (May 22, 1989).

"Comparison of Vacuum and Semiconductor Field Effect Transistor Performance Limits", L.F. Eastman, 2nd International Conference on Vacuum Microelectronics, Bath, England, (July 24-26, 1989); IOP Conf Ser. No. 99, Section 7, 189-194 (1989).

"A Study of Submicron-gate InP-based MODFET's", J.B. Kuang, P.J. Tasker, and L.F. Eastman, Prosus presentation (Internal) (Oct. 9-10, 1989).

Low Frequency and Microwave Characterization of Submicron-gate In0.52Al0.48As/In0.53Ga0.47As/In0.52Al0.48As Heterojunction Metal-Semiconductor Field-Effect Transistors Grown by Molecular-Beam Epitaxy", J.B. Kuang, P.J. Tasker, S. Ratanaphanyarat, W.J. Schaff, L.F. Eastman, G. W. Wang, Y.K. Chen, O.A.Aina, H. Hier, and A. Fathimulla, J. Appl. Phys., 66 (12) 6168-6174 (15 Dec. 1989).

"Progress in Microwave and Millimeter Wave Transistors", L.F. Eastman, IEEE Section, GE, Syracuse, NY (Feb. 14, 1990)

"Self-aligned RTO Finger Structure for High Cut-off Frequency and Device Integration", X.J. Song, J.B. Kuang, W.J. Schaff, P.J. Tasker, L.F. Eastman and K. Yamasaki, SPIE Conf. on 'High Speed Electronics and Device Scaling', San Diego, CA (Mar. 17-21, 1990) Vol. 1288, 136-144.

Cryogenic Noise Performance of OMVPE-Grown InGaAs/InP MODFET's", K. B. Kuang, Y.K. Chen, M. A. Chin, R.A. Logan, T. Tanbun-Ek, and L.F. Eastman, SPIE Conf. on 'High Speed Electronics and Device Scaling, San Diego, Ca. (Mar. 17-21, 1990), Vol. 1288, 258-268.

"Scaling of Parasitics in Millimeter Wave MODFETs", B. Hughes and P.J. Tasker, SPIE Conf. on 'High Speed Electronics and Device Scaling', San Diego, CA (Mar. 17-21, 1990) Vol. 1288, 227-237.

"Research of High Frequency Devices at Cornell", L. F. Eastman, Invited seminar at Hughes Research, Malibu, CA (March 20, 1990).

"Progress in High Frequency Heterojunction Field Effect Transistors", L. F. Eastman, (ESSDERC 90) 20th European Solid State Device Research Conference, (Sept. 10-13, 1990), Nottingham, England, Inst. Physics (Adam Higler) edited by W. Eccleston and P.J. Rosser, p. 619-624.

"High Current Lattice-Strained In0.59Ga0.41As/In0.52Al0.48As Modulation-Doped Field-Effect Transistors Grown by Molecular Beam Epitaxy", J.B. Kuang, Y.K. Chen, D. Sivco, A.Y. Cho and L.F. Eastman, Appl. Phys. Lett., 57, 1784-1786 (Oct. 22,1990).

"Novel Structures for High Speed/High Frequency Optoelectronic Devices and Integrated Circuits", L.F. Eastman, SPIE Int. Conf. on Physical Concepts of Materials for Novel Optoelectronic Device Applications, Aachen Germany (Oct. 29 - Nov. 2, 1990). (SPIE Optical Engineering Press, Bellingham, WA) 41-56.

"The In-plane Effective Mass in Strained-Layer Quantum Wells", B.K. Ridley, J. Appl. Phys, 68 (9) 4667-4673 (1 Nov. 1990).

"Study of Means of Increasing Power Levels with Al,InAs/GaInAs/InP MODFET's", L.F. Eastman, W.J. Schaff, J.B. Kuang, H. Park, P. Mandeville, and W. Haydl, Engineering Foundation 'Advanced Heterostructure Transistors', Kona. Hawaii (Dec. 3-8, 1990).

"Millimeterwave Coplanar Transmission Lines on Gallium Arsenide, Indium Phosphide and Quartz with Finite Metalization Thickness", W.H. Haydl, T. Kitazawa, J. Braunstein, R. Bosch, M. Schlechtweg, IEEE Intl. MTT-S Microwave Symp. Boston, MA. (June 11-14, 1991), Digest to be published.

#### **Advanced Degrees**

"DC and RF Characterization of GaInAs/AlInAs/InPh Modulation Doped Field Effect Transistors for Millimeter Wave Device Applications", Lauren F. Palmateer (Ph.D.) May 1989.

"Submicrometer-Gate Indium Phosphide-Based Field-Effect Transistors for High-Frequency Applications", Jente B. Kuang (Ph.D.) August 1990.

in progress --- H. Park (Ph.D.) May 1992.

### **Scientific Personnel**

Lester F. Eastman, P.I. 12/1/88-11/30/91

William J. Schaff, Senior Research Associate 12/1/88-11/30/91

William Haydl, Visiting Scientist 6/1/90-11/30/91

Lauren F. Palmateer (GRA) 12/1/88-5/31/89

Jente B. Kuang (GRA) 6/1/89-6/1/90

Hyunchung Park (GRA) 8/90-11/30/91